Modeling and control of split capacitor type elementary additional series positive output super lift Luo converter

T. S. Saravanan¹, R. Seyezhai²*, V. Venkatesh¹

¹ Rajalakshmi Engineering College, Thandalam, Chennai, TN, India
² SSN College of Engineering, Kalavakam, Chennai, TN, India

(Received January 28 2013, Accepted August 19 2014)

Abstract. DC/DC traditional converter voltage gain is limited with the duty ratio of the converter. High duty ratio will have narrow turnoff time, thereby considerable conduction and switching loss occurs. The High voltage gain requirement of the converter is needed to meet the demands of the renewable energy system with low input voltage. Super lift Luo converter is a new topology of DC/DC converter with its output voltage increasing in geometric progression. Super lift technique armed by split capacitors increases the output voltage in higher geometric progression. This paper focuses on the modeling and control of split capacitor type elementary additional series positive output super lift Luo converter. A state space averaging model of the proposed converter is carried out in order to provide a good line and load regulation. A PI controller is designed to control the duty ratio of switching pulse of the converter to stabilize the output for variation in line and load side. Simulation of the proposed converter is performed in MATLAB/SIMULINK. A prototype of the converter along with the controller is developed using analog PWM IC to validate the simulation results.

Keywords: split type elementary additional series positive output super lift converter (SEPOSCL), proportional-integral (PI) control, state space averaging

1 Introduction

High Step up DC-DC boost type converter will boost the low voltage input to a high voltage output. DC voltage level input from the sources such as fuel cell stacks, single PV module, battery sources and super capacitors are relatively low it should be boosted up to use in real time applications such as motor control, battery charging and uninterruptible power supplies. There are different topologies in dc-dc converters classified into isolated and non-isolated converter, in isolated converters high frequency transformer turns ratio is varied to boost the voltage ratio of the converter but limitation is system volume, leakage inductance and efficiency due to multistage DC-AC-DC conversion⁹. Non-isolated and non-coupled converters vary the voltage ratio by switching the energy storage elements with two topologies such as switched capacitor and switched inductor. Super lift Luo converter is a topology in which the voltage transfer gain is increased by cascading the energy storage elements in stages, Split type Elementary Additional Series Positive Output Super Lift Converter (SEPOSCL) is a modified topology of a positive output super lift Luo converter in which the output voltage increase in geometric progression from elementary to n series⁷. Advantages of super lift converter are reduced ripple voltage and current, high efficiency and voltage transfer gain. Output voltage in super lift converter is increased by pumping the energy stored in the inductors and capacitors by splitting the input side capacitor. Input capacitor is split into α parts, if α = 2 the capacitor is split into two capacitors and charged to the supply voltage during ON condition of the switch⁶. Positive output super lift Luo converter is divided into two series namely main series and additional series each series is subdivided into

* Corresponding author. E-mail address: subramaniansara@gmail.com.
elementary, relift and triple lift, these series differ in topology by the number of energy storage elements and their interconnections. This paper focuses on the additional series SEPOSLC with input side capacitor splitted to vary the voltage gain of the converter. High voltage converters are susceptible to external disturbances, to regulate the output voltage of SEPOSLC, a suitable controller has to be designed. Therefore, modeling of SEPOSLC is done using state-space averaging technique. Line side and load side regulation of the SEPOSLC is achieved by using PI Controller. Simulation is carried out using MATLAB/SIMULINK software. Hardware is built using analog components to elucidate the results.

The organization of the paper is as follows. Firstly, a explanations for the abbreviations used in the equations are discussed in section 2, a principle of operation of the split capacitor type elementary additional series positive output superlift Luo converter is discussed in section 3. Then state space averaging model of the converter is derived in section 4. In section 5 PI Controller of the converter is designed. Simulated and experimental results are shown.

2 Nomenclature

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in}$</td>
<td>Input voltage</td>
<td>$i_{C2-off}$</td>
<td>Current in the capacitor $C_2$ during OFF state</td>
</tr>
<tr>
<td>$V_o$</td>
<td>Output voltage</td>
<td>$i_{C3-off}$</td>
<td>Current in the capacitor $C_3$ during OFF state</td>
</tr>
<tr>
<td>$V_1$</td>
<td>Voltage across the capacitor $C_1$</td>
<td>$\Delta i_L$</td>
<td>Ripple in the inductor current</td>
</tr>
<tr>
<td>$K$</td>
<td>Duty cycle</td>
<td>$\delta i_L$</td>
<td>Variation ratio of the inductor current</td>
</tr>
<tr>
<td>$i_{in-off}$</td>
<td>Input current during the OFF state</td>
<td>$L$</td>
<td>Inductance</td>
</tr>
<tr>
<td>$i_{in-on}$</td>
<td>Input current during the ON state</td>
<td>$R$</td>
<td>Resistance</td>
</tr>
<tr>
<td>$i_{C1-off}$</td>
<td>Current in the capacitor $C_1$ during OFF state</td>
<td>$C$</td>
<td>Capacitance</td>
</tr>
<tr>
<td>$i_{C11-off}$</td>
<td>Current in the capacitor $C_{11}$ during OFF state</td>
<td>$f$</td>
<td>Switching frequency</td>
</tr>
<tr>
<td>$i_{C1-on}$</td>
<td>Current in the capacitor $C_1$ during ON state</td>
<td>$C_{12}$</td>
<td>Output capacitance</td>
</tr>
<tr>
<td>$i_{C2-on}$</td>
<td>Current in the capacitor $C_2$ during ON state</td>
<td>$\Delta V_o$</td>
<td>Ripple in the output voltage</td>
</tr>
<tr>
<td>$I_o$</td>
<td>Output current</td>
<td>$\Delta Q$</td>
<td>Change of charge accumulation</td>
</tr>
<tr>
<td>$I_L$</td>
<td>Average inductor current</td>
<td>$T$</td>
<td>Time period</td>
</tr>
</tbody>
</table>

3 Principle of operation of split capacitor type positive output super lift converter

3.1 Circuit description and operation

The circuit diagram of split capacitor type elementary additional series positive output super lift converter is shown in Fig. 1. It consists of DC supply voltage $V_{in}$, capacitors $C_1$ to $C_3$, $C_{11}$, $C_{12}$ inductor $L$, switch $S_1$ and $S_2$, freewheeling diodes $D_1$ to $D_7$, $D_{11}$, $D_{12}$ and load resistance $R$.

Figs. 2 and 3 shows the ON and OFF modes of operation of the converter under continuous conduction mode. Capacitor $C_1$ and $C_2$ are charged to $V_{in}$ during the ON state of the switch under the steady state condition.

The inductor current $i_L$ increases with voltage $V_{in}$ during the switching-on period $kT$.

Inductor current $i_L$ decreases with voltage $-[V_o - V_1 - V_{in}]$ during switching-off period $(1-k)T$. The peak to peak current ripple in the inductor is the same during steady state operation and is given by

$$\Delta i_L = \frac{V_{in}}{L} kT = \frac{V_o - V_1 - V_{in}}{L} (1-k)T,$$

$$V_o = \left( \frac{1}{1-k} + \frac{3 - 2k}{1-k} \right) V_{in}.$$
The voltage transfer gain is

\[ G = \frac{V_o}{V_{in}} = \left( \frac{1}{1 - k} + \frac{3 - 2k}{1 - k} \right). \]  

The input current \( i_{in} \) is equal to \( (i_L + i_{C1} + i_{C2}) \) during ON mode and only equal to \( i_L \) during switching-OFF. Capacitor current \( i_{C1} \) and \( i_{C2} \) is equal to \( i_{C3} \) during switching-OFF. At steady state, the voltage across the capacitor \( C_1, C_2 \) is equal to \( V_{in} \). The following relations are obtained:\[6\].

\[ \begin{align*}
    i_{in-off} &= i_{L-off} = i_{C1-off} + i_{C11-off}, \\
    i_{in-on} &= i_{L-on} = i_{C1-on} + i_{C11-on}, \\
    i_{C1-on} &= \frac{I_o}{k}.
\end{align*} \]  

If inductance \( L_1 \) is large enough, \( i_L \) is nearly equal to its average current \( I_L \). Therefore
\[ i_{in-off} = i_{C1-off} = i_{C11-off}, \]
\[ i_{C1-off} = i_{C2-off} = i_{C3-off}, \]
\[ i_{in-off} = I_L = \frac{2I_o}{1-k}, \]
\[ i_{C1-off} = I_{C2-off} = \frac{I_o}{1-k}. \]

And average input current
\[ I_{in} = kI_{in-on} + (1-k)i_{in-off} = \frac{4I_o}{1-k}. \] (6)

The variation ratio of inductor current \( i_L \) is
\[ \zeta_{iL} = \frac{\Delta i_{L/2}}{i_L} = \frac{k(1-k)^2R}{8(4-2k)Lf}. \] (7)

Ripple in the output voltage \( V_o \) is
\[ \Delta V_o = \frac{\Delta Q}{C_{12}} = \frac{(1-k)TI_o}{C_{12}} = \frac{(1-k)V_o}{fC_{12}R}. \] (8)

Therefore, the variation ratio of output voltage \( V_o \) is
\[ \zeta_{V_o} = \frac{\Delta V_o/2}{V_o} = \frac{(1-k)}{2RfC_{12}}. \] (9)

4 State space averaged model of split capacitor type positive output super lift converter

Modeling of converter can be done by circuit averaging and state space averaging technique. State space averaging is more advantages such as more compact representation of equations and ease in deriving the transfer functions. Write the state equations for each switched circuit model using basic laws and average the state space equation using the duty ratio. State variables \( X_1, X_2, X_3, X_4, X_5, X_6 \) are chosen as the current in the inductor \( i_{L1} \), the voltage across the capacitor \( V_{C1}, V_{C2}, V_{C3}, V_{C11}, V_{C12} \) respectively\[8\]. From Fig. 2 during ON state, the state space equation is written as

\[ X_1 = \frac{U_1}{L}, \]
\[ X_2 = \frac{U_1}{R_{in}(C_1 + C_2)} - \frac{X_1}{(C_1 + C_2)}, \]
\[ X_3 = \frac{U_1}{R_{in}(C_1 + C_2)} - \frac{X_1}{(C_1 + C_2)}, \]
\[ X_4 = \frac{A \times U_1}{B \times U_1} - \frac{X_1}{(C_1 + C_2)}, \]
\[ X_5 = \frac{R_{in}(C_1 + C_2)}{X_1} - \frac{X_1}{(C_1 + C_2)}, \]
\[ X_6 = -\frac{X_6}{RC_{12}}. \] (10)

From Fig. 3 during the state of the switch is OFF the split capacitor type elementary additional series positive output super lift converter state space equation is given as

WJMS email for subscription: info@wjms.org.uk


\[
X_1 = \frac{k \times U_1}{(1-k) \times L},
X_2 = \frac{X_1}{D \times (C_1 + C_{11})},
X_3 = \frac{X_1}{D \times (C_1 + C_{11})},
X_4 = E \times X_1,
X_5 = F \times X_1,
X_6 = -\frac{X_6}{R C_{12}},
\]

where the \(A, B, D, E, F\) are constants and defined as

\[
A = B = (3 - 2k/1 - k) \times (C_{11}/C_3),
C = (3 - 2k/1 - k),
D = 1/(C_1 + C_{11} \times (3 - 2k/1 - k)),
E = 1/(C_2 + C_{11} \times (3 - 2k/1 - k)),
F = (C_1 \times C)/(C_3 \times C_1 + C_{11} \times C_3 \times C).
\]

With state space averaging method\(^3\), the split capacitor type elementary additional series positive output super lift converter state space averaged equation in \(\dot{X}_1, \dot{X}_2, \dot{X}_3, \dot{X}_4, \dot{X}_5, \dot{X}_6\) matrix form is given as

\[
\begin{bmatrix}
\dot{X}_1 \\
\dot{X}_2 \\
\dot{X}_3 \\
\dot{X}_4 \\
\dot{X}_5 \\
\dot{X}_6
\end{bmatrix} = 
\begin{bmatrix}
0 & -k & 0 & 0 & 0 & 0 \\
\frac{-k}{C_1+C_2} & D(1-k) & 0 & 0 & 0 & 0 \\
\frac{-k}{C_1+C_2} & E(1-k) & 0 & 0 & 0 & 0 \\
\frac{C_1+C_2}{C_1+C_{11}} & 0 & 0 & 0 & 0 & 0 \\
\frac{C_1+C_2}{C_1+C_{11}} & 0 & 0 & 0 & 0 & 0 \\
\frac{C_1+C_2}{C_1+C_{11}(1-k)} & 0 & 0 & 0 & 0 & -\frac{1}{R C_{12}}
\end{bmatrix}
\begin{bmatrix}
X_1 \\
X_2 \\
X_3 \\
X_4 \\
X_5 \\
X_6
\end{bmatrix} + 
\begin{bmatrix}
\frac{2k}{T} \\
\frac{R_{in}(C_3+C_2)}{k} \\
\frac{R_{in}(C_3+C_2)}{B_k} \\
\frac{R_{in}(C_3+C_2)}{C_k} \\
\frac{R_{in}(C_3+C_2)}{C_k} \\
0
\end{bmatrix} \times U_1,
\]

\[
V = AV + BU.
\]

Its output equation is given as

\[
V_o = V_{C_{12}},
\]

where \(R_{in}\) is internal resistance of source, \(u\) is input variable, \(k\) is duty cycle or the status of the switches, \(X_1, X_2, X_3, X_4, X_5, X_6\) are the vectors of the state variables (\(i_{L1}, V_{C1}, V_{C2}, V_{C3}, V_{C11}, V_{C12}\)) and their derivatives respectively.

5 Design of PI controller

PI controller fuses the properties of both \(P\) and \(I\) controller with zero steady state error. It is designed to regulate the split capacitor type elementary additional series positive output super lift converter against line side and load side variations, so that it stays very closer to the nominal operating point in the case of sudden disturbances and components variations.

Proportional gain (\(K_P\)) and integral time (\(T_i\)) constants are tuned using Zeigler-Nichols(ZN) method. Values of \(L\) and \(T\) are obtained from open loop characteristics of split capacitor type positive output super lift converter as shown in Fig. 4 with \(L = 0.0002s\) and \(T = 0.004s\). The delay time and time constant are determined by drawing a tangent line at the inflection point of the S-shaped curve and determining the intersections of the tangent line with the time axis and line output\(^2\,^4\). The values of \(K_P = 1.8\) and \(T_i = 0.0066s\) are determine using ZN method. Fig. 5 shows the PI Controller simulation model in MATLAB / SIMULINK Software.

\(K_P\) and \(T_i\) are optimally tuned by finding the minimum values of integral of square of error (ISE), integral of time of square of error (ITAE) and integral of absolute of error (IAE)\(^5\) which is listed in Tab. 2.
The performance of the converter is validated for five regions viz. transient region, line variations, load variations, steady state region and also for component variations. Simulations have been performed on the split capacitor type elementary additional series positive output super lift converter circuit with parameters listed in Tab. 3. The static and dynamic performance of the converter have been evaluated using MATLAB/SIMULINK software.

### 6 Simulation results

The performance of the converter is validated for five regions viz. transient region, line variations, load variations, steady state region and also for component variations. Simulations have been performed on the split capacitor type elementary additional series positive output super lift converter circuit with parameters listed in Tab. 3. The static and dynamic performance of the converter have been evaluated using MATLAB/SIMULINK software.

#### 6.1 Transient region

Fig. 6 shows the inductor current and output voltage of PI controlled SEPOSCLC in the transient region. It can be viewed that the converter has a negligible overshoot and reaches a steady state at 0.037s.

#### 6.2 Line voltage variations

Line voltage of SEPOSCLC is varied from 12V to 9V (−30% line disturbance) at 0.05s. The output response of the converter is shown in the Fig. 7. It can be observed that the maximum overshoot is 16V and the steady state is reached within the 0.02s with proportional and integral gain chosen. Fig. 8 shows the step
Table 3. Parameters of split capacitor type elementary additional series positive output super lift converter

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage ($V_{in}$)</td>
<td>12V</td>
</tr>
<tr>
<td>Output Voltage ($V_o$)</td>
<td>72V</td>
</tr>
<tr>
<td>Inductor (L)</td>
<td>100$\mu$H</td>
</tr>
<tr>
<td>Capacitors ($C_1$ to $C_5$)</td>
<td>30$\mu$F</td>
</tr>
<tr>
<td>Nominal switching frequency ($f_s$)</td>
<td>100kHz</td>
</tr>
<tr>
<td>Load Resistance (R)</td>
<td>50$\Omega$</td>
</tr>
<tr>
<td>Range of duty cycle ($K$)</td>
<td>0.3 to 0.9</td>
</tr>
<tr>
<td>Desired duty cycle ($K$)</td>
<td>0.5</td>
</tr>
</tbody>
</table>

Fig. 6. Inductor current and output voltage in a transient region

Fig. 7. Output response for a step decrease in the input voltage from 12V to 9V

WJMS email for contribution: submit@wjms.org.uk
increase in the input voltage from $12\,V$ to $15\,V$ ($+30\%$ line disturbances) at $0.05\,s$. The maximum overshoot is $18\,V$ and the response reaches the steady state value at $0.03\,s$.

\begin{figure}[h]
    \centering
    \includegraphics[width=0.5\textwidth]{fig8.png}
    \caption{Output response for a step increase in the input voltage from $12\,V$ to $15\,V$}
\end{figure}

6.3 Load impedance variations

For a step change in the load impedance from $50\,\Omega$ to $60\,\Omega$ as shown in the Fig. 9. The output response overshoots $0.5\,V$ and reaches the steady state value within $0.03\,s$. For a step decrease in load from $50\,\Omega$ to $40\,\Omega$ ($-20\%$ load disturbance) as shown in Fig. 10. It could be observed that there is a small overshoot of $0.5\,V$ and steady state is reached at $0.004\,s$.

\begin{figure}[h]
    \centering
    \includegraphics[width=0.5\textwidth]{fig9.png}
    \caption{Output voltage when load resistance makes a step changes from $50\,\Omega$ to $60\,\Omega$}
\end{figure}

6.4 Steady state region

Variation of the inductor current and output voltage at steady state is shown in the Fig. 11. It is observed that the ripple in the inductor current and the output voltage is of less value about $0.55\,A$ and $0.45\,V$.

6.5 Circuit components variations

Variation of inductor and capacitor value from $100\,\mu H$ to $300\,\mu H$ and $30\,\mu F$ to $120\,\mu F$ is shown in Figs. 12 and 13. It is observed that the output voltage as some peak overshoot and reaches the steady state value of $72\,V$.

\textit{WJMS email for subscription: info@wjms.org.uk}
Fig. 10. Output voltage when load resistance makes a step changes from $50\,\Omega$ to $40\,\Omega$

Fig. 11. Inductor current and output voltage variation at steady state

7 Hardware setup

The laboratory prototype of SEPOSLC was developed with the specified simulation circuit parameters with PI Controller. The laboratory prototype of SEPOSLC using the analog circuits is shown in Fig. 14. The power circuits components are as follows: IRFN 540 (MOSFET), $D_1-D_9$ FR306 (Diodes), $C_1-C_6\ 30\mu F/10\,V$ (plain polyester type) capacitor, $L_1\ 100\mu H/5\,A$ (Ferrite Core) inductor, Decade resistance box is used to add the load of $50\,\Omega/2\,A$ and to vary the load resistance. Input side line variation is achieved by using variac. Gating pulses for the switches S1 and S2 are shown in the Fig. 15. Pulses are generated by using voltage comparison method to change the ON time of the switch with the frequency fixed. Pulse for switch S2 is obtained by inverting the pulse for switch S1 by using NOT Gate. The designed PI control is
Fig. 12. Output voltage when capacitors are varied from 30µF to 120µF

Fig. 13. Output voltage when inductor is varied from 100µH to 300µH

Fig. 14. Hardware prototype of SEPOSCLC

implemented in an analog platform as shown in Fig. 16. and its operation is as follows; the inductor current and the capacitor voltages \( V_{c1} \) and \( V_{c2} \) of the SEPOSCLC are sensed by using an feedback resistances, which are then compared with the reference signal by using an TL084 operational amplifier to generate error signal. Using TL084 PI controller is developed to reduce the steady state error. pulse width modulated signals are generated by comparing the output of the controller with the carrier signal generated by NE555 timer circuit. This pulsed output is passed through opto coupler (IR2125) and the driver circuit. The output of the driver is directly connected to the gate terminal of the MOSFET through the current limiting resistance. Using the PI control, the duty cycle of the gate pulse is varied to regulate the output voltage against the disturbances.

The output voltage response of a SEPOSCLC for an input voltage of 12V at steady state is 72V as shown in Fig. 17.
7.1 Line voltage variations

Fig. 18 shows the line voltage variation of the SEPOSLC using the PI controller for an input voltage step change from 12V to 9V (−30% line variations) at time = 0.05s. The output response has a maximum overshoot of 0.5V and a settling time of 0.01s.

A step increase in the input voltage from 12V to 15V (+30% line voltage disturbances) causes the output voltage to change and the designed PI Controller regulates the output voltage to 72V with the settling time less than 0.05s as shown in Fig. 19.
7.2 Load variations

Fig. 20 shows the output voltage of the SEPOSLC using the PI control for a step change in load resistance from 50Ω to 60Ω (+20% load variations) at time= 0.05s. It can be seen that the peak overshoot is of 0.5V with a quick settling time of 0.01s. A step decrease in load resistance from 50Ω to 40Ω (−20% load variations) at time= 0.05s causes the output voltage to vary from the steady state and the designed PI controller regulates the voltage to 72V with negligible overshoot as shown in Fig. 21.

8 Conclusions

This paper has presented the split of an input side capacitor of an converter to increase the voltage gain of the converter, design, analysis and suitability of PI controller for split capacitor type elementary additional series positive output super lift converter. The simulation based performance analysis of a PI controlled split capacitor type elementary additional series positive output super lift converter circuit has been presented along with its state space averaged model. The PI controller has been evaluated for transient region, line and load
regulations, steady state region and also with circuit component variations and it is found that it proved to be robust. The only disadvantage of this converter topology in improving the voltage transfer gain is more number of capacitors, requirement of two switches and complimentary drive circuit.

References